Notice of References Cited Application/Control No. 10/081,582 Examiner Michael B. Shingleton Applicant(s)/Patent Under Reexamination SHINOMIYA ET AL. Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
\mathbf{X}	Α	US-4, 237, 425	12/1980	Spiegel	330/273
	В	US-		• 3	
	O	US-			
	D	US-			
	Е	US-			
	F	US-			
	G	US-			
	Н	US-			
	1	US-			
	J	US-			
	К	US-			
	L	US-			
	М	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N	JP362152203A	07/1987	Japan	Hirano et al.	
	0					
	Р					
	Q					
	R					
	s					
	Т					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)				
	υ	Giustolis: et al. "1.2-V CMOS op-amp with adynamically biased output stage"				
		IEEE Journal of Solid-State Circuits vol. 35, Isrue 4 April 2000 pp 632-636				
	v					
	w					
		·				
	×					

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)

Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.